

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Currently Amended) A method comprising:
 receiving an echo signal at a transceiver, wherein the transceiver includes an Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC); and
 reducing the echo signal with an echo rejecter at an input of the ADC, wherein the echo rejecter has an analog portion and a digital portion.
2. (Currently Amended) The method of claim 1, further comprising:
 minimizing any loss of ADC resolution with a data signal associated with the echo signal.
3. (Original) The method of claim 1, wherein the echo signal includes a transmitter noise signal.
4. (Currently Amended) The method of claim 1, wherein the transceiver includes an analog front end (AFE), comprising:
 a[[n]] hybrid input stage;
 a prebalance circuit;
 the echo rejecter[[,]];
 hybrid inputs;
 receiver inputs;
 transmitter outputs;
 a high-pass filter circuit; and
 a low-pass filter circuit.

5. (Original) The method of claim 4, wherein the AFE implements echo rejection across an entire usable frequency band.

6. (Currently Amended) The method of claim 3, further comprising:
lowering the transmitter noise signal and removing the echo signal completely with the digital portion of the echo rejecter.

7. (Currently Amended) The method of claim 6, further comprising:
designing the high-pass filter circuit with a transmission line model; and
designing the low-pass filter circuit with the transmission line model.

8. (Currently Amended) The method of claim 6, further comprising:
using the transceiver in a multilane communications system, wherein the multilane communications system treats multiple twisted copper pairs as a single multilane communications channel.

9. (Currently Amended) A system comprising:
means for receiving an echo signal at a transceiver, wherein the transceiver includes an Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC); and
means for reducing the echo signal with an echo rejecter at an input of the ADC, wherein the echo rejecter has an analog portion and a digital portion.

10. (Currently Amended) The system of claim 9, further comprising:
means for minimizing any loss of ADC resolution with a data signal associated with the echo signal.

11. (Original) The system of claim 9, wherein the echo signal includes a transmitter noise signal.

12. (Currently Amended) The system of claim 9, wherein the transceiver includes an analog front end (AFE), comprising:

- a[[n]] hybrid input stage;
- a prebalance circuit;
- hybrid inputs;
- receiver inputs;
- transmitter outputs;
- a high-pass filter circuit; and
- a low-pass filter circuit.

13. (Original) The system of claim 12, wherein the AFE implements echo rejection across an entire usable frequency band.

14. (Currently Amended) The system of claim 11, further comprising:
means for lowering the transmitter noise signal and removing the echo signal completely with the digital portion of the echo rejecter.

15. (Currently Amended) The system of claim 14, further comprising:
means for designing the high-pass filter circuit with a transmission line model; and
means for designing the low-pass filter circuit with the transmission line model.

16. (Currently Amended) The system of claim 14, further comprising:
means for using the transceiver in a multilane communications system, wherein the multilane communications system treats multiple twisted copper pairs as a single multilane communications channel.

17. (Currently Amended) An apparatus, comprising:

- a receiver;
- receiver inputs coupled to the receiver[[],];
- a transmitter coupled to the receiver;
- transmitter outputs coupled to the transmitter; and
- an echo rejecter coupled to the receiver and the transmitter,

wherein the echo rejecter has an analog portion and a digital portion.

18. (Original) The apparatus of claim 17, wherein the echo rejecter further comprises:

- an hybrid input stage having hybrid inputs; and
- a prebalance circuit coupled to the hybrid input stage, wherein the receiver inputs are coupled to the prebalance circuit.

19. (Original) The apparatus of claim 18, wherein the hybrid input stage is coupled to a high-frequency compensation circuit.

20. (Currently Amended) The apparatus of claim 19, wherein the high-frequency compensation circuit comprises:

- a first high-pass filter circuit, wherein the first high-pass filter circuit includes a first parallel pass and second parallel pass, the first parallel pass including a first capacitor and the second parallel pass including a second capacitor in series with a resistor.

21. (Original) The apparatus of claim 18, wherein the receiver inputs are coupled to a low-frequency compensation circuit.

22. (Original) The apparatus of claim 21, wherein the low-frequency compensation circuit comprises:

- a second high-pass filter circuit, wherein the second high-pass filter circuit includes a first parallel pass and second parallel pass, the first parallel pass including a first capacitor and the second parallel pass including a second capacitor in series with a resistor.

23. (Original) The apparatus of claim 20, wherein the receiver inputs are coupled to a low-frequency compensation circuit.

24. (Original) The apparatus of claim 23, wherein the low-frequency compensation circuit comprises:

a second high-pass filter circuit, wherein the second high-pass filter circuit includes a third parallel pass and fourth parallel pass, the third parallel pass including a third capacitor and the fourth parallel pass including a fourth capacitor in series with a second resistor.

25. (Currently Amended) The apparatus of claim 24, further comprising:

a summing junction coupled to the hybrid input stage and receiver input stage, wherein the high-frequency and low-frequency compensation circuits are coupled to the summing junction, and the summing junction is configured to subtract a hybrid stage output from a receiver output.

26. (Currently Amended) The apparatus of claim 25, further comprising:

an analog_to_digital converter coupled to the summing junction.

27. (Currently Amended) The apparatus of claim 25, further comprising:

a digital_to_analog converter coupled to the transmitter.

28. (Currently Amended) A system, comprising:

a communications line; and

a transceiver coupled to the communications line,

wherein the transceiver ~~comprises~~ includes:

a receiver[[],];

receiver inputs coupled to the receiver;

a transmitter coupled to the receiver;

transmitter outputs coupled to the transmitter; and

an echo rejecter coupled to the receiver and the transmitter, wherein the echo rejecter has an analog portion and a digital portion.

29. (Original) The system of claim 28, wherein the echo rejecter further comprises:

an hybrid input stage having hybrid inputs; and

a prebalance circuit coupled to the hybrid input stage, wherein the receiver inputs are coupled to the prebalance circuit.

30. (Original) The system of claim 29, wherein the communications line is a single multilane communications channel having multiple twisted copper pairs, and coordinates physical-layer signals across multiple transmitters and across multiple receivers.

31. (Original) The system of claim 29, wherein the hybrid input stage is coupled to a high-frequency compensation circuit.

32. (Original) The system of claim 31, wherein the high-frequency compensation circuit comprises a first high-pass filter circuit, wherein the first high-pass filter circuit includes a first parallel pass and second parallel pass, the first parallel pass including a first capacitor and the second parallel pass including a second capacitor in series with a resistor.

33. (Original) The system of claim 29, wherein the receiver inputs are coupled to a low-frequency compensation circuit.

34. (Original) The system of claim 33, wherein the low-frequency compensation circuit comprises:

a second high-pass filter circuit, wherein the second high-pass filter circuit includes a first parallel pass and second parallel pass, the first parallel pass including a first capacitor and the second parallel pass including a second capacitor in series with a resistor.

35. (Original) The system of claim 32, wherein the receiver inputs are coupled to a low-frequency compensation circuit.

36. (Original) The system of claim 35, wherein the low-frequency compensation circuit comprises:

a second high-pass filter circuit, wherein the second high-pass filter circuit includes a third parallel pass and fourth parallel pass, the third parallel pass including a third capacitor and the fourth parallel pass including a fourth capacitor in series with a second resistor.

37. (Currently Amended) The system of claim 36, further comprising:

a summing junction coupled to the hybrid input stage and receiver input stage, wherein the high-frequency and low-frequency compensation circuits are coupled to the summing junction, and the summing junction is configured to subtract a hybrid stage output from a receiver output.

38. (Currently Amended) The system of claim 37, further comprising:

an analog-to-digital converter coupled to the summing junction.

39. (Currently Amended) The system of claim 37, further comprising:

a digital-to-analog converter coupled to the transmitter.